## SwitchReg ${ }^{\text {TM }}$

## General Description

The AAT1161 is an 800 kHz high efficiency step down DC-DC converter with wide input voltage range. With 4.0 V to 13.2 V input rating, the AAT1161 is the perfect choice for 2-cell Li+ battery powered devices and mid power range regulated 12 V powered applications. The internal power switch is capable of delivering up to 3A load current.

The AAT1161 is a highly integrated device in order to simplify system level design for the users. It is a nonsynchronous converter that is used with an external Schottky diode rectifier for low-cost applications. Minimum external components are required for the converter. All the control circuits are integrated in the IC.

The AAT1161 optimizes efficiency throughout the entire load range. It operates in a combination PWM/Light Load mode for improved light-Ioad efficiency. It can also operate in a forced Pulse Width Modulation (PWM) mode for easy control of the switching noise as well as faster transient response. The high switching frequency allows the use of small external components. The low current shutdown feature disconnects the load from $\mathrm{V}_{\text {IN }}$ and drops shutdown current to less than $1 \mu \mathrm{~A}$.

The AAT1161 is available in a Pb-free, space-saving, thermally-enhanced 14-pin TDFN33 package and is rated over an operating temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## I3.2V Input, 3A Step-Down Converter

## Features

- Input Voltage Range: 4.0 V to 13.2 V
- Up to 3A Load Current
- Fixed or Adjustable Output:
- Output Voltage: 0.6 V to $\mathrm{V}_{\text {IN }}$
- Less than $1 \mu \mathrm{~A}$ Shutdown Current
- Up to 95\% Efficiency
- Integrated High-Side Power Switch
- External Schottky Rectifier
- 800 kHz Switching Frequency
- Soft Start Function
- Short-Circuit and Over-Temperature Protection
- Minimum External Components
- Tiny $14-$ pin $3 \times 3 \mathrm{~mm}$ TDFN Package
- Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## Applications

- Digital Camcorders
- Industrial Applications
- Portable DVD Players
- Rack Mounted Systems
- Set Top Boxes


## Typical Application



## Pin Descriptions

| Pin \# | Symbol | Function |
| :---: | :---: | :---: |
| 1 | FB | Output voltage feedback input. FB senses the output voltage for regulation control. For fixed output versions, connect FB to the output voltage. For adjustable versions, drive FB from the output voltage through a resistive voltage divider. The FB regulation threshold is 0.6 V . |
| 2 | COMP | Control compensation node. In most configurations external compensation is not required. If external compensation is required, connect a series RC network from COMP to AGND. See Compensation section. |
| 3 | AGND | Analog signal ground. Used for the Compensation, LDO bypass and feedback divider ground. Connect AGND to DGND/PGND at a single point as close to the IC as possible or directly under the package exposed thermal pad (EP). |
| 4, 5 | DGND | Digital/Power Ground. Used for the input and enable ground. Connect DGND to AGND/PGND at a single point as close to the IC as possible or directly under the package exposed thermal pad (EP). |
| 6 | EN | Active high enable input. Drive EN high to turn on the AAT1161; drive it low to turn it off. For automatic startup, connect EN to IN through a $4.7 \mathrm{k} \Omega$ resistor. EN must be biased high, biased low, or driven to a logic level by an external source. Do not let the EN pin float when the device is powered. |
| 7 | N/C | No Connect. Leave floating; do not connect anything to this pin. |
| 8,9 | LX | Power switching node. LX is the drain of the internal P-channel switch. Connect the external rectifier from LX to PGND and the external LC output filter from LX to the load. |
| 10, 11 | IN | Power source input. Connect IN to the input power source. Bypass IN to DGND with a $10 \mu \mathrm{~F}$ or greater capacitor. Connect both IN pins together as close to the IC as possible. An additional 100nF ceramic capacitor should also be connected between the two IN pins and DGND. |
| 12, EP | PGND | Power Ground. The exposed thermal pad (EP) should be connected to board ground plane and pins 3, 4, 5 and 12 directly under the package. The ground plane should include a large exposed copper pad under the package for thermal dissipation (see package outline). |
| 13 | AIN | Internal analog bias input. AIN supplies internal power to the AAT1161. Connect AIN to the input source voltage and bypass to AGND with a $0.1 \mu \mathrm{~F}$ or greater capacitor. For additional noise rejection, connect to the input power source through a $10 \Omega$ or lower value resistor. |
| 14 | LDO | Internal LDO bypass node. The output voltage of the internal LDO is bypassed at LDO. The internal circuitry of the AAT1161 is powered from LDO. Do not draw external power from LDO. Bypass LDO to AGND with a $1 \mu \mathrm{~F}$ or greater capacitor. |

## Pin Configuration

TDFN33-14
(Top View)


## Absolute Maximum Ratings ${ }^{1}$

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{IN},} \mathrm{V}_{\mathrm{AIN}}$ | Input Voltage | -0.3 to 14 | V |
| $\mathrm{~V}_{\mathrm{LX}}$ | LX to GND Voltage | -0.3 to $\mathrm{V}_{\mathrm{IN}}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{FB}}$ | FB to GND Voltage | -0.3 to $\mathrm{V}_{\mathrm{IN}}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{EN}}$ | EN to GND Voltage | -0.3 to $\mathrm{V}_{\mathrm{IN}}+0.3$ | V |
| $\mathrm{~T}_{J}$ | Operating Junction Temperature Range | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

## Thermal Information ${ }^{2}$

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| $P_{D}$ | Maximum Power Dissipation ${ }^{3}$ | 2.0 | W |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance | 50 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

[^0]
## Electrical Characteristics

$4.0 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<13.2 \mathrm{~V} . \mathrm{C}_{\mathrm{IN}}=22 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{OUT}}=66 \mu \mathrm{~F} ; \mathrm{L}=2.2 \mu \mathrm{H}$ or $3.8 \mu \mathrm{H}, \mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted. Typical values are at $T_{A}=25^{\circ} \mathrm{C}$.


[^1]
## Typical Characteristics



## Typical Characteristics

## Non Switching Supply Current vs. Input Voltage



Switching Frequency vs. Temperature
$\left(V_{\text {N }}=6 \mathrm{~V}\right)$


Line Transient
$\left(\mathrm{V}_{\text {OUT }}=5.0 \mathrm{~V} ; \mathrm{C}_{\mathrm{FF}}=100 \mathrm{pF} ; \mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}\right.$ to 11 V ; $\mathrm{I}_{\text {out }}=3 \mathrm{~A} ; \mathrm{C}_{\text {IN }}=10 \mu \mathrm{~F} ; \mathrm{C}_{\text {out }}=66 \mathrm{FF} ; \mathrm{L}=3.8 \mu \mathrm{H}$ )


Time ( $200 \mathrm{~ms} / \mathrm{div}$ )



Load Transient


Time (200ms/div)

## Typical Characteristics

Load Transient
$\left(V_{\text {OUT }}=5.0 \mathrm{~V} ; \mathrm{C}_{\text {FF }}=100 \mathrm{pF} ; \mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}\right.$ to $\left.3 \mathrm{~A} ; \mathrm{C}_{\text {OUT }}=66 \mu \mathrm{~F}\right)$


Time (200ms/div)

Start-Up Time


## Functional Block Diagram



* For fixed output voltage versions, FB is connected to the error amplifier through the resistive voltage divider shown.


## Functional Description

The AAT1161 is a current-mode step-down DC/DC converter that operates over a wide 4 V to 13.2 V input voltage range and is capable of supplying up to 3 A to the load with the output voltage regulated as low as 0.6 V . The P -channel power switch is internal, reducing the number of external components required. An external Schottky diode is used for the low side rectifier. The output voltage is adjusted by an external resistor divider; fixed output voltage versions are available upon request. The regulation system is externally compensated, allowing the circuit to be optimized for each application. The AAT1161 includes cycle-by-cycle current limiting, frequency foldback for improved short-circuit performance, and thermal overload protection to prevent damage in the event of an external fault condition.

## Control Loop

The AAT1161 regulates the output voltage using constant frequency current mode control. The AAT1161 monitors current through the high-side P-channel MOSFET and uses that signal to regulate the output voltage. This provides improved transient response and eases compensation. Internal slope compensation is included to ensure the current "inside loop" stability. High efficiency is maintained under light load conditions by automatically switching to variable frequency Light Load control. In this condition, transition losses are reduced by operating at a lower frequency at light loads. The AAT1161 uses an external Schottky rectifier diode to minimize cost.

## SwitchReg ${ }^{\text {TM }}$

## Low Dropout Operation

The AAT1161 operates with duty cycle up to $100 \%$ to minimize the dropout voltage, increasing the available input voltage range for a given output voltage. As the input voltage decreases toward the output voltage, the duty cycle increases until it reaches the maximum ontime. Further reduction of the supply voltage forces the PMOS on $100 \%$; the output voltage is determined by the p-channel MOSFET switch and inductor voltage drops.

## Short-Circuit Protection

The AAT1161 uses a cycle-by-cycle current limit to protect itself and the load from an external fault condition. When the inductor current reaches the internally set 6.0A current limit, the P-channel MOSFET switch turns off, limiting the inductor and the load current. During an overload condition, when the output voltage drops below $25 \%$ of the regulation voltage (0.15V at FB), the AAT1161 switching frequency drops by a factor of 4 . This gives the inductor current ample time to reset during the off time to prevent the inductor current from rising uncontrolled in a short-circuit condition.

## Thermal Protection

The AAT1161 includes thermal protection that disables the regulator when the die temperature reaches $140^{\circ} \mathrm{C}$. It automatically restarts when the temperature decreases by $25^{\circ} \mathrm{C}$ or more.

## I3.2V Input, 3A Step-Down Converter

## Applications Information

## Setting the Output Voltage

Figure 1 shows the basic application circuit for the AAT1161 and output setting resistors. Resistors R3 and R6 program the output to regulate at a voltage higher than 0.6 V . To limit the bias current required for the external feedback resistor string while maintaining good noise immunity, the minimum suggested value for R 6 is $5.9 \mathrm{k} \Omega$. Although a larger value will further reduce quiescent current, it will also increase the impedance of the feedback node, making it more sensitive to external noise and interference. Table 1 summarizes the resistor values for various output voltages with R6 set to either $5.9 \mathrm{k} \Omega$ for good noise immunity or $59 \mathrm{k} \Omega$ for reduced no load input current. The external resistors set the output voltage according to the following equation:

$$
\mathrm{V}_{\text {OUT }}=0.6 \mathrm{~V}\left(1+\frac{\mathrm{R} 3}{\mathrm{R} 6}\right)
$$

or

$$
R 3=\left(\frac{V_{\text {OUT }}}{V_{\text {REF }}}-1\right) \cdot R 6
$$

The adjustable feedback resistors, combined with an external feed forward capacitor (C1 in Figure 1), deliver enhanced transient response for extreme pulsed load applications. The addition of the feed forward capacitor typically requires a larger output capacitor C3/C4/C5 for stability. Larger C3/C4/C5 values reduce overshoot and undershoot during startup and load changes. However, do not exceed 470 pF to maintain stable operation.


Figure 1: Typical Application Circuit.

## SwitchReg ${ }^{\text {TM }}$

Table 1 shows the resistor selection for different output voltage settings.

| $\mathbf{V}_{\text {out }}(\mathbf{V})$ | $\mathbf{R} 6=5.9 \mathrm{k} \boldsymbol{\Omega}$ <br> $\mathbf{R} 3(\mathrm{k} \boldsymbol{\Omega})$ | $\mathbf{R} 6=59 \mathrm{k} \boldsymbol{\Omega}$ <br> $\mathbf{R} 3(\mathrm{k} \boldsymbol{\Omega})$ |
| :---: | :---: | :---: |
| 0.8 | 1.96 | 19.6 |
| 0.9 | 2.94 | 29.4 |
| 1.0 | 3.92 | 39.2 |
| 1.1 | 4.99 | 49.9 |
| 1.2 | 5.90 | 59.0 |
| 1.3 | 6.81 | 68.1 |
| 1.4 | 7.87 | 78.7 |
| 1.5 | 8.87 | 88.7 |
| 1.8 | 11.8 | 118 |
| 1.85 | 12.4 | 124 |
| 2.0 | 13.7 | 137 |
| 2.5 | 18.7 | 187 |
| 3.3 | 26.7 | 267 |
| 5.0 | 43.2 | 432 |

Table 1: Resistor Selection for Different Output Voltage Settings. Standard 1\% Resistors are Substituted for Calculated Values.

## Inductor Selection

For most designs, the AAT1161 operates with inductors of $2 \mu \mathrm{H}$ to $4.7 \mu \mathrm{H}$. Low inductance values are physically smaller, but require faster switching, which results in some efficiency loss. The inductor value can be derived from the following equation:

$$
\mathrm{L} 1=\frac{\mathrm{V}_{\text {OUT }} \cdot\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{V}_{\text {IN }} \cdot \Delta \mathrm{I}_{\mathrm{L}} \cdot \mathrm{~F}_{\text {OSC }}}
$$

Where $\Delta \mathrm{I}_{\mathrm{L}}$ is inductor ripple current. Large value inductors lower ripple current and small value inductors result in high ripple currents. Choose inductor ripple current approximately $32 \%$ of the maximum load current 3 A , or $\Delta \mathrm{I}_{\mathrm{L}}=959 \mathrm{~mA}$. For output voltages above 3.3 V , the mini-

## I 3.2V Input, 3A Step-Down Converter

mum recommended inductor is $3.8 \mu \mathrm{H}$. For 3.3 V and below, use a 2 to $2.2 \mu \mathrm{H}$ inductor. For optimum voltagepositioning load transients, choose an inductor with DC series resistance in the $15 \mathrm{~m} \Omega$ to $20 \mathrm{~m} \Omega$ range. For higher efficiency at heavy loads (above 1A), or minimal load regulation (but some transient overshoot), the resistance should be kept below $18 \mathrm{~m} \Omega$. The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation $(3 \mathrm{~A}+526 \mathrm{~mA})$. Table 2 lists some typical surface mount inductors that meet target applications for the AAT1161.

Manufacturer's specifications list both the inductor DC current rating, which is a thermal limitation, and the peak current rating, which is determined by the saturation characteristics. The inductor should not show any appreciable saturation under normal load conditions. Some inductors may meet the peak and average current ratings yet result in excessive losses due to a high DCR. Always consider the losses associated with the DCR and its effect on the total converter efficiency when selecting an inductor. For example, the $3.7 \mu \mathrm{H}$ CDR7D43 series inductor selected from Sumida has an $18.9 \mathrm{~m} \Omega$ DCR and a 4.3ADC current rating. At full load, the inductor DC loss is 170 mW which gives only a $1.13 \%$ loss in efficiency for a $3 \mathrm{~A}, 5 \mathrm{~V}$ output.

## Input Capacitor Selection

The input capacitor reduces the surge current drawn from the input and switching noise from the device. The input capacitor impedance at the switching frequency shall be less than the input source impedance to prevent high frequency switching current passing to the input. A low ESR input capacitor sized for maximum RMS current must be used. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. A $22 \mu \mathrm{~F}$ ceramic capacitor is sufficient for most applications.

| Manufacturer | Part Number | L( $\boldsymbol{\mu H})$ | Max DCR <br> $(\mathbf{m} \boldsymbol{\Omega})$ | Rated DC <br> Current (A) | Size WxLxH <br> $(\mathbf{m m})$ |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Sumida | CDRH103RNP-2R2N | 2.2 | 16.9 | 5.10 | $10.3 \times 10.5 \times 3.1$ |
| Sumida | CDR7D43MNNP-3R7NC | 3.7 | 18.9 | 4.3 | $7.6 \times 7.6 \times 4.5$ |
| Coilcraft | MSS1038-382NL | 3.8 | 13 | 4.25 | $10.2 \times 7.7 \times 3.8$ |

Table 2: Typical Surface Mount Inductors.

## SwitchReg ${ }^{\text {TM }}$

To estimate the required input capacitor size, determine the acceptable input ripple level ( $\mathrm{V}_{\mathrm{PP}}$ ) and solve for C . The calculated value varies with input voltage and is a maximum when $\mathrm{V}_{\text {IN }}$ is double the output voltage.

$$
\begin{aligned}
& \mathrm{C}_{\text {IN }}=\frac{\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\text {IN }}} \cdot\left(1-\frac{\mathrm{V}_{0}}{\mathrm{~V}_{\text {IN }}}\right)}{\left(\frac{\mathrm{V}_{\text {PP }}}{\mathrm{I}_{\mathrm{O}}}-E S R\right) \cdot \mathrm{F}_{\text {OSC }}} \\
& \frac{V_{\mathrm{O}}}{\mathrm{~V}_{\text {IN }}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\text {IN }}}\right)=\frac{1}{4} \text { for } \mathrm{V}_{\text {IN }}=2 \cdot \mathrm{~V}_{\mathrm{O}} \\
& \mathrm{C}_{\mathrm{IN(MIN)}}=\frac{1}{\left(\frac{\mathrm{~V}_{\text {PP }}}{\mathrm{I}_{0}}-E S R\right) \cdot 4 \cdot \mathrm{~F}_{\text {OSC }}}
\end{aligned}
$$

Always examine the ceramic capacitor DC voltage coefficient characteristics when selecting the proper value. For example, the capacitance of a $10 \mu \mathrm{~F}, 16 \mathrm{~V}$, X5R ceramic capacitor with 12 V DC applied is actually about $8.5 \mu \mathrm{~F}$.

The maximum input capacitor RMS current is:

$$
I_{\text {RMS }}=I_{0} \cdot \sqrt{\frac{\mathrm{~V}_{\mathrm{O}}}{\mathrm{~V}_{\text {IN }}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\text {IN }}}\right)}
$$

The input capacitor RMS ripple current varies with the input and output voltage and will always be less than or equal to half of the total DC load current:

$$
\sqrt{\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\mathrm{IN}}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\text {IN }}}\right)}=\sqrt{\mathrm{D} \cdot(1-\mathrm{D})}=\sqrt{0.5^{2}}=\frac{1}{2}
$$

for $V_{I N}=2 \cdot V_{o}$

$$
I_{\text {RMS (MAX) }}=\frac{I_{0}}{2}
$$

The term $\frac{V_{0}}{V_{w}}\left(1-\frac{V_{0}}{V_{w_{n}}}\right)$ appears in both the input voltage ripple and input capacitor RMS current equations and is at maximum when $\mathrm{V}_{0}$ is twice $\mathrm{V}_{\mathrm{IN}}$. This is why the input voltage ripple and the input capacitor RMS current ripple are a maximum at $50 \%$ duty cycle. The input capacitor provides a low impedance loop for the edges of pulsed current drawn by the AAT1161. Low ESR/ESL X7R and X5R ceramic capacitors are ideal for this function. To minimize stray inductance, the capacitor should be placed as closely as possible to the IC. This keeps the high frequency content of the input current localized,

## I 3.2V Input, 3A Step-Down Converter

minimizing EMI and input voltage ripple. The proper placement of the input capacitor (C6) can be seen in the evaluation board layout in Figure 3. Additional noise filtering for proper operation is accomplished by adding a small $0.1 \mu \mathrm{~F}$ capacitor on the IN pins (C2).

A laboratory test set-up typically consists of two long wires running from the bench power supply to the evaluation board input voltage pins. The inductance of these wires, along with the low-ESR ceramic input capacitor, can create a high Q network that may affect converter performance. This problem often becomes apparent in the form of excessive ringing in the output voltage during load transients. Errors in the loop phase and gain measurements can also result. Since the inductance of a short PCB trace feeding the input voltage is significantly lower than the power leads from the bench power supply, most applications do not exhibit this problem. In applications where the input power source lead inductance cannot be reduced to a level that does not affect the converter performance, a high ESR tantalum or aluminum electrolytic should be placed in parallel with the low ESR, ESL bypass ceramic. This dampens the high Q network and stabilizes the system.

## Output Capacitor Selection

The output capacitor is required to keep the output voltage ripple small and to ensure regulation loop stability. The output capacitor must have low impedance at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended due to their low ESR and high ripple current. The output ripple $\mathrm{V}_{\text {out }}$ is determined by:

$$
\Delta \mathrm{V}_{\text {OUT }} \leq \frac{\mathrm{V}_{\text {OUT }} \cdot\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{V}_{\text {IN }} \cdot \mathrm{F}_{\text {OSC }} \cdot \mathrm{L}} \cdot\left(\mathrm{ESR}+\frac{1}{8 \cdot \mathrm{~F}_{\text {OSC }} \cdot \mathrm{C}_{\text {OUT }}}\right)
$$

The output capacitor limits the output ripple and provides holdup during large load transitions. A $10 \mu \mathrm{~F}$ to 47 $\mu \mathrm{F}$ X5R or X7R ceramic capacitor typically provides sufficient bulk capacitance to stabilize the output during large load transitions and has the ESR and ESL characteristics necessary for low output ripple. The output voltage droop due to a load transient is dominated by the capacitance of the ceramic output capacitor. During a step increase in load current, the ceramic output capacitor alone supplies the load current until the loop responds. Within two or three switching cycles, the loop responds and the inductor current increases to match the load current demand. The relationship of the output

## SwitchReg ${ }^{\text {TM }}$

voltage droop during the three switching cycles to the output capacitance can be estimated by:

$$
\mathrm{C}_{\mathrm{OUT}}=\frac{3 \cdot \Delta \mathrm{I}_{\mathrm{LOAD}}}{\mathrm{~V}_{\mathrm{DROOP}} \cdot \mathrm{~F}_{\mathrm{OSC}}}
$$

Once the average inductor current increases to the DC load level, the output voltage recovers. The above equation establishes a limit on the minimum value for the output capacitor with respect to load transients. The internal voltage loop compensation also limits the minimum output capacitor value to $22 \mu \mathrm{~F}$. This is due to its effect on the loop crossover frequency (bandwidth), phase margin, and gain margin. Increased output capacitance will reduce the crossover frequency with greater phase margin.

The maximum output capacitor RMS ripple current is given by:

$$
\mathrm{I}_{\mathrm{RMS}(\mathrm{MAX})}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{\mathrm{~V}_{\mathrm{OUT}} \cdot\left(\mathrm{~V}_{\mathrm{IN}(\mathrm{MAX})}-\mathrm{V}_{\mathrm{OUT}}\right)}{\mathrm{L} \cdot \mathrm{~F}_{\mathrm{OSC}} \cdot \mathrm{~V}_{\mathrm{IN}(\mathrm{MAX})}}
$$

Dissipation due to the RMS current in the ceramic output capacitor ESR is typically minimal, resulting in less than a few degrees rise in hot-spot temperature.

## Compensation

The AAT1161 step-down converter uses peak current mode control with slope compensation scheme to maintain stability with lower value inductors for duty cycles greater than 50\%. The regulation feedback loop in the IC is stabilized by the components connected to the COMP pin, as shown in Figure 1.

To optimize the compensation components, the following equations can be used. The compensation resistor $\mathrm{R}_{\text {comp }}$ (R5) is calculated using the following equation:

$$
\mathrm{R}_{\mathrm{COMP}}(\mathrm{R} 5)=\frac{2 \pi \mathrm{~V}_{\mathrm{OUT}} \cdot \mathrm{C}_{\mathrm{OUT}} \cdot \mathrm{~F}_{\mathrm{OSC}}}{10 \mathrm{G}_{\mathrm{EA}} \cdot \mathrm{G}_{\mathrm{COMP}} \cdot \mathrm{~V}_{\mathrm{FB}}}
$$

Where $\mathrm{V}_{\mathrm{FB}}=0.6 \mathrm{~V}, \mathrm{G}_{\mathrm{COMP}}=40.1734$ and $\mathrm{G}_{\mathrm{EA}}=9.091$. $10^{-5}$.
$\mathrm{F}_{\text {osc }}$ is the switching frequency and $\mathrm{C}_{\text {out }}$ is based on the output capacitor calculation. The $\mathrm{C}_{\text {comp }}$ value can be determined from the following equation:

$$
\mathrm{C}_{\text {СомP }}(\mathrm{C})=\frac{4}{2 \pi \mathrm{R}_{\text {СомP }}(\mathrm{R} 5) \cdot\left(\frac{\mathrm{F}_{\text {OSC }}}{10}\right)}
$$

## Schottky Diode Selection

Power dissipation is the limiting factor when choosing a diode. The worst-case average power can be calculated as follows:

$$
P_{\text {DIODE }}=\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right) \cdot \mathrm{I}_{\mathrm{OUT}} \cdot \mathrm{~V}_{\mathrm{F}}
$$

where $\mathrm{V}_{\mathrm{F}}$ is the voltage drop across the diode at the given output current $\mathrm{I}_{\text {outmax. }}$. The total power dissipation of the diode is the combined totaI of forward power dissipation, reverse power dissipation and switching loss. Ensure that the selected diode will be able to dissipate the power based on the equation:

$$
\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}=\mathrm{T}_{\mathrm{AMB}}+\Theta_{\mathrm{JA}} \cdot \mathrm{P}_{\mathrm{DIODE}}
$$

Where:
$\theta_{\mathrm{JA}}=$ Package Thermal Resistance ( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ )
$\mathrm{T}_{\text {J(MAX) }}=$ Maximum Device Junction Temperature $\left({ }^{\circ} \mathrm{C}\right)$
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature ( ${ }^{\circ} \mathrm{C}$ )
For reliable operation over the input voltage range, ensure that the reverse-repetitive maximum voltage is greater than the maximum input voltage ( $\mathrm{V}_{\text {RRM }}>\mathrm{V}_{\text {INMAX }}$ ). The diode's forward-current specification must meet or exceed the maximum output current ( $\mathrm{I}_{\mathrm{F}(\mathrm{AV})}>=\mathrm{I}_{\text {OUTMAX }}$ ). See Table 3 for recommended diodes for different $\mathrm{I}_{\text {OUt }}$ conditions.

| Part Number | $\mathbf{V}_{\mathbf{F}}$ | $\mathbf{I}_{\mathbf{F ( A V})}$ | $\mathbf{V}_{\text {RRM }}$ | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\mathbf{T}_{\mathbf{J ( M A X})}$ | Manufacturer | Dimensions (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M1FM3 | 0.46 V | 3 A | 30 V | $80^{\circ} \mathrm{C} / \mathrm{W}$ | $150^{\circ} \mathrm{C}$ | Shindengen | $2.8 \times 1.8$ |
| D1FH3 | 0.36 V | 3 A | 30 V | $65^{\circ} \mathrm{C} / \mathrm{W}$ | $125^{\circ} \mathrm{C}$ | Shindengen | $4.4 \times 2.5$ |
| SK32 | 0.5 V | 3 A | 20 V | $60^{\circ} \mathrm{C} / \mathrm{W}$ | $150^{\circ} \mathrm{C}$ | MCC | $7 \times 6$ |
| SS5820 | 0.475 A | 3 A | 20 V | $55^{\circ} \mathrm{C} / \mathrm{W}$ | $125^{\circ} \mathrm{C}$ | Jinan Jingheng | $4.3 \times 3.6$ |
| $30 \mathrm{BQ} 040 / \mathrm{LSM} 345$ | 0.43 | 3 A | 40 V | $46^{\circ} \mathrm{C} / \mathrm{W}$ | $150^{\circ} \mathrm{C}$ | IR/Microsemi | $7 \times 6$ |
| B220/A | 0.5 V | 2 A | 20 V | $25^{\circ} \mathrm{C} / \mathrm{W}$ | $150^{\circ} \mathrm{C}$ | Diodes Inc. | $4.3 \times 3.6$ |
| SDM100K30L | 0.485 V | 1 A | 30 V | $426^{\circ} \mathrm{C} / \mathrm{W}$ | $125^{\circ} \mathrm{C}$ | Diodes Inc. | $1.7 \times 1.3$ |
| B0520WS | 0.43 V | 0.5 A | 20 V | $426^{\circ} \mathrm{C} / \mathrm{W}$ | $125^{\circ} \mathrm{C}$ | Diodes Inc. | $1.7 \times 1.3$ |

Table 3: Recommended Schottky Diodes for Different Output Current Requirements.

## Layout Guidance

Figure 2 is the schematic for the evaluation board. When laying out the PC board, the following layout guideline should be followed to ensure proper operation of the AAT1161:

1. Exposed pad EP1 must be reliably soldered to PGND/ DGND/AGND. The exposed thermal pad should be connected to board ground plane and pins 6, 11, 13, and 16 . The ground plane should include a large exposed copper pad under the package for thermal dissipation.
2. The power traces, including GND traces, the LX traces and the VIN trace should be kept short, direct and wide to allow large current flow. The L1 connection to the LX pins should be as short as possible. Use several via pads when routing between layers.
3. Exposed pad pin EP2 must be reliably soldered to the LX pins 1 and 2. The exposed thermal pad should be connected to the board LX connection and the inductor L1 and also pins 1 and 2. The LX plane should include a large exposed copper pad under the package for thermal dissipation.
4. The input capacitors (C2 and C6) should be connected as close as possible to IN (Pins 4 and 5) and DGND (Pin 6) to get good power filtering.
5. Keep the switching node LX away from the sensitive FB node.
6. The feedback trace for the FB pin should be separate from any power trace and connected as closely as possible to the load point. Sensing along a highcurrent load trace will degrade DC load regulation. The feedback resistors should be placed as close as possible to the FB pin (Pin 9) to minimize the length of the high impedance feedback trace.
7. The output capacitors C3, 4, and 5 and L1 should be connected as close as possible and there should not be any signal lines under the inductor.
8. The resistance of the trace from the load return to the PGND (Pin 16) should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.


Figure 2: AAT1161 Evaluation Board Schematic.


Figure 3: AAT1161 Evaluation Board Top Side Layout.


Figure 4: AAT1161 Evaluation Board Bottom Side Layout.

## Design Example

## Specifications

$V_{\text {OUt }} \quad 5 \mathrm{~V} @ 3 \mathrm{~A}$, Pulsed Load $\Delta \mathrm{I}_{\text {LOAD }}=3 \mathrm{~A}$
$\mathrm{V}_{\mathrm{IN}} \quad 12 \mathrm{~V}$ nominal
Fosc $\quad 800 \mathrm{kHz}$
$\mathrm{T}_{\text {AMB }} \quad 85^{\circ} \mathrm{C}$ in TDFN34-16 Package

## Output Inductor

$\mathrm{L} 1=\frac{\mathrm{V}_{\text {OUT }} \cdot\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{V}_{\text {IN }} \cdot \Delta \mathrm{I}_{\mathrm{L}} \cdot \mathrm{F}_{\text {OSC }}}=3.8 \mu \mathrm{H}$; see Table 2.
$\Delta \mathrm{I}_{\mathrm{L}}=0.32 \cdot \mathrm{I}_{\mathrm{LOAD}}$
For Coilcraft inductor MSS1038 3.8 $\mu \mathrm{H} D C R=13 \mathrm{~m} \Omega$ max.

$$
\Delta l_{1}=\frac{V_{\text {OUT }}}{L 1 \cdot F_{\text {OSC }}} \cdot\left(1-\frac{V_{\text {O }}}{V_{\text {IN }}}\right)=\frac{5 \mathrm{~V}}{3.8 \mu \mathrm{H} \cdot 800 \mathrm{kHz}} \cdot\left(1-\frac{5 \mathrm{~V}}{12 \mathrm{~V}}\right)=959 \mathrm{~mA}
$$

$I_{\text {PK1 }}=I_{\text {LOAD }}+\frac{\Delta l_{1}}{2}=3 \mathrm{~A}+0.479 \mathrm{~A}=3.48 \mathrm{~A}$
$P_{L 1}=I_{\text {LOAD }}{ }^{2} \cdot D C R=3 A^{2} \cdot 13 \mathrm{~m} \Omega=117 \mathrm{~mW}$

## Output Capacitor

$\mathrm{V}_{\text {DROOP }}=0.2 \mathrm{~V}$
$C_{\text {OUT }}=\frac{3 \cdot \Delta \mathrm{I}_{\text {LOAD }}}{\mathrm{V}_{\text {DROOP }} \cdot \mathrm{F}_{\text {OSC }}}=\frac{3 \cdot 3 \mathrm{~A}}{0.2 \mathrm{~V} \cdot 800 \mathrm{kHz}}=56 \mu \mathrm{~F}$; use three $22 \mu \mathrm{~F}$
$\mathrm{I}_{\text {RMS (MAX) }}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{\left(\mathrm{~V}_{\text {OUT }}\right) \cdot\left(\mathrm{V}_{\text {INMAX }}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{L} \cdot \mathrm{F}_{\text {OSC }} \cdot \mathrm{V}_{\text {IN(MAX })}}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{5 \mathrm{~V} \cdot(12 \mathrm{~V}-5 \mathrm{~V})}{3.8 \mu \mathrm{H} \cdot 800 \mathrm{kHz} \cdot 12 \mathrm{~V}}=277 \mathrm{mArms}$
$P_{\text {est }}=e s r \cdot I_{\text {RMs }}{ }^{2}=5 \mathrm{~m} \Omega \cdot(277 \mathrm{~mA})^{2}=384 \mu \mathrm{~W}$

## Input Capacitor

Input Ripple $\mathrm{V}_{\mathrm{Pp}}=50 \mathrm{mV}$
$\mathrm{C}_{\text {IN }}=\frac{1}{\left(\frac{V_{\text {PP }}}{I_{\text {LOAD }}}-\text { ESR }\right) \cdot 4 \cdot F_{\text {OSC }}}=\frac{1}{\left(\frac{50 \mathrm{mV}}{3 \mathrm{~A}}-5 \mathrm{~m} \Omega\right) \cdot 4 \cdot 800 \mathrm{kHz}}=26 \mu \mathrm{~F}$; use $22 \mu \mathrm{~F}$
$I_{\text {RMS(MAX) }}=\frac{I_{\text {LOAD }}}{2}=1.5 \mathrm{Arms}$
$\mathrm{P}=\mathrm{esr} \cdot \mathrm{I}_{\mathrm{RMs}}{ }^{2}=5 \mathrm{~m} \Omega \cdot(1.5 \mathrm{~A})^{2}=11.25 \mathrm{~mW}$

## AAT1161 Losses

Total losses can be estimated by calculating at the nominal input voltage (12V). All values assume an $85^{\circ} \mathrm{C}$ ambient temperature and a $140^{\circ} \mathrm{C}$ junction temperature with the TDFN $50^{\circ} \mathrm{C} / \mathrm{W}$ package.
$\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}=0.18 \Omega$
$\mathrm{t}_{\mathrm{sw}}=5 \mathrm{~ms}$
$\mathrm{I}_{\mathrm{Q}}=300 \mu \mathrm{~A}$
$P_{\text {LOSS }}=\frac{I_{\text {LOAD }}{ }^{2} \cdot\left(R_{\text {DS(ON })} \cdot V_{\text {OUT }}\right)}{V_{I N}}+\left[\left(\mathrm{t}_{\text {sw }} \cdot F_{\text {OSC }} \cdot I_{\text {LOAD }}+I_{Q}\right) \cdot V_{I N}\right]$
$P_{\text {Loss }}=823 \mathrm{~mW}$
$T_{\text {J(MAX) }}=T_{\text {AMB }}+\Theta_{\mathrm{JA}} \cdot P_{\text {LOSS }}=85^{\circ} \mathrm{C}+\left(50^{\circ} \mathrm{C} / \mathrm{W}\right) \cdot 0.823 \mathrm{~W}=126^{\circ} \mathrm{C}$

## Ordering Information

| Package | Marking $^{1}$ | Part Number (Tape and Reel) ${ }^{2}$ |
| :---: | :---: | :---: |
| TDFN33-14 | 1 HXYY | AAT1161IWO-0.6-T13 |

All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. For more information, please visit our website at http://www.analogictech.com/aboutus/quality.php.

## Package Information



All dimensions in millimeters.

## 1. $X Y Y=$ assembly and date code.

2. Sample stock is generally held on part numbers listed in BOLD.
3. Available exclusively outside of the United States and its territories.
 process. A solder fillet at the exposed copper edge cannot be guaranteed and is not required to ensure a proper bottom solder connection.

Advanced Analogic Technologies, Inc.
3230 Scott Boulevard, Santa Clara, CA 95054
Phone (408) 737-4600
Fax (408) 737-4611

[^2]
[^0]:     specified is not implied. Only one Absolute Maximum Rating should be applied at any one time
    2. Mounted on an FR4 board.
    3. Derate $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$.

[^1]:     tion with statistical process controls.

[^2]:    © Advanced Analogic Technologies, Inc.
    
    
    
    
    號 brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.

